[İş Radarı](https://jobradar.live/) / [Jobs](https://jobradar.live/ilanlar) / RTL Engineer Memory Subsystem

Active
On-site
Santa Clara, CA
Posted · 17.09.2026
Lever (US)

# RTL Engineer Memory Subsystem

Velaura

Role Overview We are looking for a talented RTL Engineer to help build Velaura's next-generation Physical AI SoC, with a focus on the high-speed, low-power memory subsystem that feeds the chip. In this role, you will work closely with architects, performance modelers, software engineers, verification engineers, physical design teams, and memory IP and PHY partners to transform innovative architectural concepts into production silicon. You will own significant portions of the memory subsystem design, contribute to microarchitectural decisions, and help deliver high-performance, power-efficient hardware that enables the next generation of intelligent physical systems. Physical AI workloads are memory-bound: bandwidth, latency, and power in the memory path directly gate what the chip can do. If pushing modern memory technologies to their limits at high speed and low power is the kind of problem you want to own, this role is for you.

This job was verified from Lever (US). Applications are completed on the original source.

[Apply on the original listing ↗](https://jobradar.live/ilan/a2d5b80f-a654-42da-90cf-69835320c445/git)

## Stop searching one by one for roles like this.

Upload your resume or enter your target roles to see your first 3 matches for free.

[Find jobs for me →](https://jobradar.live/uye/kayit)
Your resume is never shared with employers; it is processed only for matching.

Something wrong with this job?