[Job Radar](https://jobradar.live/) / [Jobs](https://jobradar.live/ilanlar) / Hardware Technical Program Manager

Active
On-site
San Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX
Posted · 20.09.2026
Greenhouse (US)

# Hardware Technical Program Manager

Efficient Computer

Efficient is developing the world’s most energy-efficient general-purpose computer processor. Efficient’s patented technology uses 100x less energy than state of the art commercially available ultra-low-power processors and is programmable using standard high-level programming languages and AI/ML frameworks. This level of efficiency makes perpetual, pervasive intelligence possible: run AI/ML continuously on a AA battery for 5-10 years. Our platform’s unprecedented level of efficiency enables IoT devices to intelligently capture and curate first-party data to drive the next major computing revolutionWe are looking for a&nbsp;Hardware Technical Program Manager to own the program end-to-end — from architecture freeze through RTL, verification, physical implementation, tapeout, bring-up, and production release. You will be the operational center of the program: building and defending the schedule, driving the critical path, surfacing risk early, and making the tradeoff conversations happen before they become slips. You'll work daily with architecture, RTL design, DV/emulation, DFT, physical design, package, firmware, and the foundry/IP vendor ecosystem. Join our team and help us shape the future of computing at the edge and beyond! Key Responsibilities &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Own the Program Own the &nbsp; silicon schedule from architecture freeze through tapeout, bring-up, and production with&nbsp; the schedule informed by customer requirements and internal functional leads. Drive the weekly execution cadence (program reviews, design reviews, tapeout readiness) and maintain a single source of truth for status, dependencies, and decisions. &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Drive Cross-Functional Execution Coordinate handoffs across architecture, RTL, DV/emulation, DFT, physical design, IP, package, and software Manage the dependency chains hardware programs live and die on: IP delivery, PDK/library releases, EDA versions, and emulation capacity. Run the tapeout checklist and signoff matrix (timing, power, IR/EM, DRC/LVS, DFT coverage, ECO closure, GDS handoff), holding owners to closure criteria. Work with supply chain/logistics for: IP acquisition, silicon arrival, ATE/loadboard readiness, lab scheduling, bug triage, and ECO/respin decision support. &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Manage Risk &amp; Decisions Surface risk early with mitigation options and schedule impact quantified — late IP, coverage shortfalls, convergence misses, foundry slot changes. Facilitate PPA, schedule, and scope tradeoffs, and document what was decided, by whom, and why. &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Coordinate Externally &amp; Report Up Interface with foundry, OSAT, IP, and EDA partners on deliverables, technology file releases, mask slots, and escalations; support export control/ECCN compliance with legal and operations. Deliver crisp executive reporting — where the program stands, what's at risk, what decision is needed and by when — across distributed teams and time zones. Track resource allocation and NRE/mask/license/prototype budgets against program needs. Required Qualifications B.S. in Electrical/Computer Engineering, Computer Science, or equivalent; M.S. or MBA a plus. 7+ years in semiconductor/hardware engineering or program management, including at least 2 full SoC/ASIC programs taken from concept through tapeout and silicon bring-up. Working fluency in the chip design flow: RTL, functional verification and coverage closure, DFT, synthesis, PnR, STA, physical signoff (DRC/LVS/IR/EM), GDSII handoff, and post-silicon validation. Demonstrated ability to build and defend a bottoms-up schedule with critical path analysis and dependency mapping. Track record influencing without authority — earning the technical credibility to push senior engineers on commitments and dates. Strong written and verbal communication; able to run a room of principal engineers and an exec review with equal effectiveness. Hands-on with program tooling: Jira, Confluence, MS Project/Smartsheet, and familiarity with the Synopsys/Cadence/Siemens EDA ecosystem. Desired Qualifications &amp; Experience Requirements&nbsp; Prior hands-on engineering experience in design, DV, or physical design before moving to program management. Experience on advanced or FinFET nodes (16/12/7nm or more advanced) and direct foundry engagement (TSMC preferred). Familiarity with AI/ML accelerators, dataflow or novel compute architectures.. Experience managing emulation/FPGA prototyping programs and pre-silicon software enablement timelines. Exposure to package/board co-design programs (FC-BGA, WLCSP) and OSAT coordination. Experience with EVK/reference board programs and customer/FAE enablement schedules. Familiarity with quality and compliance frameworks relevant to the target market (automotive, industrial, or security certifications). We offer a competitive base salary for this role, generally ranging from $200,000 to $260,000, plus a 10% annual bonus, meaningful equity, and comprehensive benefits. Final compensation will depend on experience, level, and location, with flexibility for the right candidate. Why Join Efficient? Efficient offers a&nbsp;competitive compensation and benefits package, including&nbsp;401K match, company-paid benefits, equity program, paid parental leave, and flexibility. We are committed to personal and professional development and strive to grow together as people and as a company.

This job was verified from Greenhouse (US). Applications are completed on the original source.

[Apply on the original listing ↗](https://jobradar.live/ilan/6928d7b5-cd87-4980-909f-90fbcf38019a/git)

## Stop searching one by one for roles like this.

Upload your resume or enter your target roles to see your first 3 matches for free.

[Find jobs for me →](https://jobradar.live/uye/kayit)
Your resume is never shared with employers; it is processed only for matching.

Something wrong with this job?

## Similar jobs

[Efficient Computer Jobs](https://jobradar.live/company/efficient-computer) · [Jobs in Pennsylvania](https://jobradar.live/jobs/pennsylvania)
· [Project Manager Jobs in Pennsylvania](https://jobradar.live/jobs/pennsylvania/project-manager) · [Jobs by location](https://jobradar.live/jobs) · [Jobs by company](https://jobradar.live/company)

- [Industrial Health & Safety Project Manager](https://jobradar.live/ilan/d14b058c-cee3-44ae-925d-bd2a73da9f8c) Langan Engineering & Environmental Services · Boston, MA; Doylestown, PA; New Haven, CT; Parsippany, NJ; Philadelphia, PA; Pittsburgh, PA; Princeton, NJ

- [Project Manager](https://jobradar.live/ilan/fe032a6d-248a-4719-9675-3db21022af23) Westinghouse Electric Company · Cranberry Township, PA

- [Advanced Project Manager](https://jobradar.live/ilan/a1e6fd0a-f9d0-47f0-a9ee-80816e19821c) Westinghouse Electric Company · Cranberry Township, PA

- [Program Manager (Remote)](https://jobradar.live/ilan/9a816e9d-827f-43c0-9d5f-ac8fa2c32bf7) Conexess · Philadelphia, PA

- [Survey Project Manager](https://jobradar.live/ilan/a3f0a0d7-eb4a-4dba-b335-ff9d1f1aaeb2) Atwell, LLC · Bryn Mawr, Pennsylvania, United States

- [Field Project Manager](https://jobradar.live/ilan/863ff63d-df22-445b-acf7-5362e0209b26) Westinghouse Electric - USA · Madison, Lackawanna County, PA

- [Enterprise Continuous Improvement Project Manager (Mitsubishi Chemical Advanced Materials)](https://jobradar.live/ilan/03e6c8f5-81ca-46ad-80f5-ced6881070eb) Mitsubishi Chemical Corporation · Scranton, PA

- [Project Manager Nursing - Northeast](https://jobradar.live/ilan/60412815-f0b3-4e43-8b97-2ec280448826) Geisinger · Scranton, PA
