[Job Radar](https://jobradar.live/) / [Jobs](https://jobradar.live/ilanlar) / Principal High-Speed Analog Layout Design Engineer

Active
On-site
San Jose, CA
Posted · 20.09.2026
Greenhouse (US)

# Principal High-Speed Analog Layout Design Engineer

Celero Communications, Inc.

We are seeking a&nbsp;High-Speed Analog Layout Design Engineer&nbsp;to drive the layout design of complex analog and mixed-signal IP blocks that are at the heart of our advanced optical communication systems. As a key member of the Analog &amp; Mixed-Signal (AMS) design team, you will lead layout development of critical blocks such as ADCs, DACs, PLLs, and other high-performance analog/mixed-signal circuits. You will interface closely with circuit designers, CAD/PDK teams, and other layout engineers to ensure first-pass silicon success. This is a hands-on technical role ideal for someone who thrives in a fast-paced environment and enjoys mentoring others while contributing directly to cutting-edge chip development. Key Responsibilities
• Lead and own the physical layout design of complex analog/mixed-signal macros (e.g., ADCs, DACs, PLLs), from floor planning through final verification
• Collaborate closely with schematic designers to create optimal layout solutions considering performance, matching, symmetry, and reliability
• Mentor and guide junior layout engineers/contractors across multiple time zones, enforcing best practices in layout design and verification
• Perform and debug full hierarchy LVS, DRC, PERC, ERC, and other signoff checks using industry-standard tools (Pegasus, Calibre, etc.)
• Contribute to chip-level planning including top-level floor planning, block integration, power grid implementation, and signal routing
• Participate in layout design reviews and provide technical leadership for layout quality, verification completeness, and schedule adherence
• Support automation initiatives through scripting and tool customization (SKILL, TCL, Python is a plus)&nbsp;Required Qualifications
• Minimum 10+ years of hands-on analog/mixed-signal layout design experience and in advanced CMOS/FinFET technologies
• Proven track record of top-level integration IP layout macros and preparing IPs for handoff to Physical Design
• Proven leadership in owning major IP layout macros or full-chip-level layout at FinFET nodes (TSMC preferred)
• At least 1 year of experience with TSMC FinFET process nodes (N3, N5, N7, or N16)
• Deep understanding of device physics, layout-dependent effects (LOD, WPE, OSE, LDE, etc.), and their impact on circuit performance
• Strong expertise in layout best practices for device matching, noise isolation, ESD protection, symmetry, and parasitic minimization
• Proficiency in floor planning, hierarchical block integration, routing strategy, and power/ground grid design
• Expertise with Cadence Virtuoso, Calibre, Pegasus, and other layout and verification tools
• Familiarity with layout verification flows, including LVS, DRC, PERC, Density, DFM, ERC, and Antenna rules
• Experience working in collaborative environments with international and remote teams
• Strong documentation and communication skills with the ability to clearly present layout trade-offs and status to cross-functional teams
• Experience using revision control systems for layout design management&nbsp;Preferred Qualifications
• Exposure to optical or high-speed analog interfaces is a strong plus
• Working knowledge of SKILL, TCL, or Python for layout automation or design flow optimization
• Proven ability to collaborate with international teams (U.S., Canada, Argentina)
• Strong organizational skills with high attention to detail and follow-through
• Ability to multi-task and prioritize in a fast-paced, dynamic environment
• Proactive, eager-to-learn mindset with excellent problem-solving skills&nbsp;What We Offer
• The chance to play a foundational role at a high-growth semiconductor start-up
• Exposure to a wide variety of cross functional teams
• A collaborative, international team culture where ideas and initiative are valued
• The opportunity to grow alongside Celero as we scale and shape the future of our industry
• A foundational role at a fast-growing semiconductor start-up shaping the future of AI and data center connectivity&nbsp;Annual Base Salary Range for US: $150,000 - $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

This job was verified from Greenhouse (US). Applications are completed on the original source.

[Apply on the original listing ↗](https://jobradar.live/ilan/682f6bf6-0730-47ae-be04-8ef0625b3fb9/git)

## Stop searching one by one for roles like this.

Upload your resume or enter your target roles to see your first 3 matches for free.

[Find jobs for me →](https://jobradar.live/uye/kayit)
Your resume is never shared with employers; it is processed only for matching.

Something wrong with this job?

## Similar jobs

[Celero Communications, Inc. Jobs](https://jobradar.live/company/celero-communications-inc) · [Jobs in California](https://jobradar.live/jobs/california)
· [Jobs by location](https://jobradar.live/jobs) · [Jobs by company](https://jobradar.live/company)

- [Quality Assurance Specialist (Quality Assurance Manager)](https://jobradar.live/ilan/270eebba-126c-4240-aba6-1f16b7d142c6) Bureau of Prisons/Federal Prison System · Victorville, California

- [VCS Food Service Worker- San Diego CA](https://jobradar.live/ilan/e4df363a-84dc-4da5-872f-ddc03366fbea) Veterans Health Administration · San Diego, California

- [Territory Sales Representative](https://jobradar.live/ilan/4659b8b5-eb85-4a27-92ef-e955ff2b4211) Shield HealthCare - Medical Supplies for Care at Home Since 1957 · Sacramento, CA

- [Staff Fullstack Software Engineer](https://jobradar.live/ilan/6ccec349-e008-4944-b5bd-df20b336974a) Notable · San Mateo, CA

- [10062 – Java Software Engineer III](https://jobradar.live/ilan/c8d6af9f-0224-4d42-81a1-6179683c1f90) Hyundai AutoEver America · Irvine, CA

- [Senior Software Engineer - Growth](https://jobradar.live/ilan/78001792-35c0-4b7a-b297-081a30b84515) Airwallex · San Francisco, CA

- [Senior Software Engineer - Data Access](https://jobradar.live/ilan/8ba279f2-2a67-4693-9b22-35c997f3c8d7) Roblox · San Mateo, CA

- [Software Engineer, Early Career](https://jobradar.live/ilan/7964019a-55ac-4906-ac6c-51552613b3ab) Notion · San Francisco, CA
