[Job Radar](https://jobradar.live/) / [Jobs](https://jobradar.live/ilanlar) / Principal High-Speed Analog Layout Design Engineer

Active
On-site
Irvine, CA
Posted · 20.09.2026
Greenhouse (US)

# Principal High-Speed Analog Layout Design Engineer

Celero Communications, Inc.

We are seeking a High-Speed Analog Layout Design Engineer to drive the layout design of complex analog and mixed-signal IP blocks that are at the heart of our advanced optical communication systems. As a key member of the Analog & Mixed-Signal (AMS) design team, you will lead layout development of critical blocks such as ADCs, DACs, PLLs, and other high-performance analog/mixed-signal circuits. You will interface closely with circuit designers, CAD/PDK teams, and other layout engineers to ensure first-pass silicon success. This is a hands-on technical role ideal for someone who thrives in a fast-paced environment and enjoys mentoring others while contributing directly to cutting-edge chip development. Key Responsibilities
• Lead and own the physical layout design of complex analog/mixed-signal macros (e.g., ADCs, DACs, PLLs), from floor planning through final verification
• Collaborate closely with schematic designers to create optimal layout solutions considering performance, matching, symmetry, and reliability
• Mentor and guide junior layout engineers/contractors across multiple time zones, enforcing best practices in layout design and verification
• Perform and debug full hierarchy LVS, DRC, PERC, ERC, and other signoff checks using industry-standard tools (Pegasus, Calibre, etc.)
• Contribute to chip-level planning including top-level floor planning, block integration, power grid implementation, and signal routing
• Participate in layout design reviews and provide technical leadership for layout quality, verification completeness, and schedule adherence
• Support automation initiatives through scripting and tool customization (SKILL, TCL, Python is a plus) Required Qualifications
• Minimum 10+ years of hands-on analog/mixed-signal layout design experience and in advanced CMOS/FinFET technologies
• Proven track record of top-level integration IP layout macros and preparing IPs for handoff to Physical Design
• Proven leadership in owning major IP layout macros or full-chip-level layout at FinFET nodes (TSMC preferred)
• At least 1 year of experience with TSMC FinFET process nodes (N3, N5, N7, or N16)
• Deep understanding of device physics, layout-dependent effects (LOD, WPE, OSE, LDE, etc.), and their impact on circuit performance
• Strong expertise in layout best practices for device matching, noise isolation, ESD protection, symmetry, and parasitic minimization
• Proficiency in floor planning, hierarchical block integration, routing strategy, and power/ground grid design
• Expertise with Cadence Virtuoso, Calibre, Pegasus, and other layout and verification tools
• Familiarity with layout verification flows, including LVS, DRC, PERC, Density, DFM, ERC, and Antenna rules
• Experience working in collaborative environments with international and remote teams
• Strong documentation and communication skills with the ability to clearly present layout trade-offs and status to cross-functional teams
• Experience using revision control systems for layout design management Preferred Qualifications
• Exposure to optical or high-speed analog interfaces is a strong plus
• Working knowledge of SKILL, TCL, or Python for layout automation or design flow optimization
• Proven ability to collaborate with international teams (U.S., Canada, Argentina)
• Strong organizational skills with high attention to detail and follow-through
• Ability to multi-task and prioritize in a fast-paced, dynamic environment
• Proactive, eager-to-learn mindset with excellent problem-solving skills What We Offer
• The chance to play a foundational role at a high-growth semiconductor start-up
• Exposure to a wide variety of cross functional teams
• A collaborative, international team culture where ideas and initiative are valued
• The opportunity to grow alongside Celero as we scale and shape the future of our industry
• A foundational role at a fast-growing semiconductor start-up shaping the future of AI and data center connectivity Annual Base Salary Range for US: $150,000 - $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

This job was verified from Greenhouse (US). Applications are completed on the original source.

[Apply on the original listing ↗](https://jobradar.live/ilan/312e692b-31dd-48c4-a7f5-15e16ed45167/git)

## Stop searching one by one for roles like this.

Upload your resume or enter your target roles to see your first 3 matches for free.

[Find jobs for me →](https://jobradar.live/uye/kayit)
Your resume is never shared with employers; it is processed only for matching.

Something wrong with this job?

## Similar jobs

[Celero Communications, Inc. Jobs](https://jobradar.live/company/celero-communications-inc) · [Jobs in California](https://jobradar.live/jobs/california)
· [Jobs by location](https://jobradar.live/jobs) · [Jobs by company](https://jobradar.live/company)

- [General Manager(08219) - 4275 University Pkwy #104](https://jobradar.live/ilan/9c45b3a2-076c-494c-bf66-c74a365a152d) Domino's · San Bernardino, CA

- [Store Manager](https://jobradar.live/ilan/66a1c1c3-b046-45e7-80d1-982fbe2f6085) Panda Restaurant Group · Ventura, CA

- [(7731) Delano: Assistant Manager and Shift Runners](https://jobradar.live/ilan/e59b7c71-2b33-4333-a10c-afce47368256) Domino's · Delano, CA

- [(7816) Santa Barbara: Assistant Manager and Shift Runners](https://jobradar.live/ilan/d33267e4-222a-4ef3-b77a-be9d04a53328) Domino's · Santa Barbara, CA

- [Mortgage Loan Processor- On site](https://jobradar.live/ilan/52818e5c-a5b3-4e96-b3fa-e22b3774e9cd) Northrop Grumman Federal Credit Union · Gardena, CA

- [Caregiver](https://jobradar.live/ilan/d30f8235-f9fb-4359-be33-2e67ac3cad99) Atria Senior Living · Rocklin, CA

- [Preparation Technician](https://jobradar.live/ilan/fd0f7f58-d9ca-4f3b-8a45-8dffa0679036) Service Corporation International · San Diego, CA

- [Maintenance Technician](https://jobradar.live/ilan/763952c3-b8f3-4d29-98b9-b80b3edaf09f) Bimbo Bakeries USA · South San Francisco, CA